The following email has been sent to :
===
Dear ,
The submission of your abstract has been successfully processed.
Abstract submitted: https://indico.cern.ch/event/192695/call-for- abstracts/my-abstracts.
Status of your abstract: https://indico.cern.ch/event/192695/call- for-abstracts/406/.
See below a detailed summary of your submitted abstract:
Conference: Tipp 2014 - Third International Conference on Technology and Instrumentation in Particle Physics
Submitted by:
Submitted on: 01 March 2014 19:33
Title: 128 channel waveform sampling digitizer/readout in the TOP counter for the Belle II upgrade
Abstract content Extremely fast timing from Micro-Channel Plate PhotoMultiplier Tubes (MCP-PMTs) and multi-gigasample per second (GSa/s) waveform sampling ASICs will allow precision timing to play a pivotal role in the next-generation of Ring Imaging Cherenkov (RICH) detectors. We have developed a second prototype of the electronics to instrument the Time of Propagation (TOP) counter for the Belle II detector at KEK in Tsukuba, Japan. The front-end electronics modules consist of an array of waveform sampling / digitizing ASICs controlled by FPGAs with embedded microprocessor cores. The ASICs digitize amplified signals from an array of multi-anode MCP-PMTs coupled to a quartz radiator bar. Unwanted artifacts in the data are corrected with digital signal processing and feature-extraction on the front-end. Readout and control are done via multi-gigabit per second fiber optic links to a custom back-end.
A previous generation of these modules has been running in a prototype Focusing Detection of Internally Reflected Cherenkov (fDIRC) counter mounted in a Cosmic-Ray Stand (CRT) at SLAC continuously for over 12 months. The most recent version was taken to a beam test at SPring-8/LEPS in Japan in mid-2013. These experiences have influenced the design of the next set of ASICs and PCBs for the front-end, and we will present details on the latest generation.
Summary We will present details on the latest generation of the front-end electronics (amplifiers, ASIC, FPGA/SoC, PCBs) in the TOP counter for the Belle II upgrade at KEK in Tsukuba, Japan.
Primary Authors: Mr. ANDREW, Matthew (University of Hawaii) mza@phys.hawaii.edu
Co-authors: Dr. NISHIMURA, Kurtis (SLAC) kurtisn@slac.stanford.edu Dr. KIRBY, Brian (University of Hawaii at Manoa) kirbybri@phys.hawaii.edu Dr. VARNER, Gary (University of Hawaii) varner@phys.hawaii.edu Mr. BYNES, James (University of Hawaii) bynes@hawaii.edu
Abstract presenters: Mr. ANDREW, Matthew
Track classification: Data-processing: 3a) Front-end Electronics Data-processing: 3c) Embedded software
Presentation type: Oral
Comments: